An impact of physical phenomena on admittances of partially-depleted SOI MOSFETs, Journal of Telecommunications and Information Technology, 2001, nr 1 by Gibki, Jan et al.
Paper An impact of physical
phenomena on admittances
of partially-depleted SOI MOSFETs
Daniel Tomaszewski, Lidia Łukasiak, Jan Gibki, and Andrzej Jakubowski
Abstract — An influence of the selected physical phenom-
ena: impact ionization in silicon and time variation of inter-
nal electric field distribution in partially-depleted (PD) SOI
MOSFETs on several C-V characteristics of these devices is
presented. The role of avalanche multiplication in the so-
called „pinch-off” region is discussed in a more detailed way.
The analysis is done using a numerical solver of drift-diffusion
equations in silicon devices and using an analytical model of
the PD SOI MOSFETs. The calculations results exhibit the
significance of proper modelling of the phenomena in the float-
ing body area of these devices.
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1. Introduction
It is well known, that I-V characteristics of partially de-
pleted silicon-on-insulator (PD SOI) MOSFETs are deter-
mined by the balance of internal current components, which
originate from different phenomena in intrinsic and extrin-
sic parts of the device. This was confirmed in several works
and by numerical simulations. Obviously the same phe-
nomena influence the C-V characteristics of the PD SOI
MOSFETs [1, 2]. Due to the strong impact of these phe-
nomena on the AC data reliable small-signal models of the
PD SOI MOSFETs are relevant for the characterization and
design purposes.
Below brief discussion of the influence of several phenom-
ena on PD SOI MOSFETs capacitances is presented. It is
based on preliminary numerical simulations and on com-
putations made using an analytical small-signal non-quasi-
static model of the PD SOI MOSFETs.
2. Numerical analysis of the PD SOI
MOSFETs capacitances
Numerical simulation is a very valuable tool for detailed in-
vestigation of physical phenomena, which determine elec-
trical characteristics of the semiconductor devices. One
of the main advantages of this approach is a possibility
of selective turning on/off the models of the particular phe-
nomena. Owing to this an engineer may compare electrical
characteristics of the device obtained with or without ac-
counting for the given mechanism. Such approach is not
possible when experimental data are analysed.
Impact ionization is very important for determining elec-
trical parameters of the PD SOI MOSFETs. A role of
impact ionization for I-V and C-V characteristics becomes
more clear using the approach mentioned above. Figure 1
shows comparison of Cg f s(VDS) and Cg f d(VDS) data of the
PD SOI MOSFET, calculated using ATLAS/SPISCES pro-
gram [3] with avalanche ionization turned on and turned
off. Parameters of the simulated device are as follows:
L = 0.6 m m, tSi  0:2 m m, tox;b  0:4 m m, tox; f  30 nm,
NB  5 1016 cm 3.
Fig. 1. Influence of the impact ionization in silicon on the front
gate-to-source and front gate-to-drain capacitances of the PD SOI
MOSFET obtained with numerical simulations [3]. Comparison
has been done by switching on/off the impact ionization compo-
nents in the drift-diffusion equations. The device parameters are
mentioned in the text.
For impact ionization turned on the following effects may
be distinguished, which may be observed neither in bulk
MOSFETs nor in hypothetic PD SOI MOSFETs without
avalanche multiplication:
 increase of the Cg f s capacitance in saturation range
for increasing VDS voltage;
 decrease of the Cg f d capacitance in saturation almost
below zero farads for increasing VDS voltage.
Of course Cg f s and Cg f d capacitances consist of intrinsic
and extrinsic components [4]. Extrinsic parts are related
57
Daniel Tomaszewski, Lidia Łukasiak, Jan Gibki, and Andrzej Jakubowski
to overlap and fringing capacitances and are almost con-
stant. Intrinsic parts result from variation of electric field
below the gate. If extrinsic components were „subtracted”
from the total Cg f d(VDS) curve, then it would appear, that
intrinsic component of Cg f d capacitance became negative.
This result is not possible in the conventional MOSFETs,
where Cg f d capacitances approaches zero farads in satura-
tion range. Moreover Flandre estimated in [1], that a small
„plateau” visible in Cg f s data (1 V  2 V, depending on the
VG f S value) corresponded to Cg f s value of ca. 0:72 Cox; f ,
where Cox; f denotes front gate voltage of the device anal-
ysed in [1]. Therefore it would considerably exceed value
of 2=3 Cox; f , which is typical for bulk transistors. All the
effects mentioned above are strictly related to the avalanche
ionization in the depletion area of the drain-body junction.
It is also worthwile to mention, that Cg f s(VDS) character-
istics of the PD SOI MOSFETs calculated with ionization
turned off, differ from the same data obtained for the con-
ventional MOSFETs. A VG f S–controlled variation of the
Cg f s value in the saturation range can be observed only in
the hypothetic PD SOI MOSFETs. This effect is probably
due to small variations of the body potential, even if a large
number of excess holes generated by ionization do not en-
ter the thin Si-film. This may induce appropriate change of
width of front gate depletion area and finally a change of
Cg f s intrinsic component related to coupling between front
gate and source through the „pinch-off” region.
The simulator does not allow to switch multiplication on/off
selectively, so the characteristics in Fig. 1 reflect the overall
effect of the impact ionization in the space-charge regions,
surrounding drain-body junction, where high electric field
exists. However ionization in the „pinch-off” region is par-
ticularly relevant, because number of holes generated there
and injected into the floating, quasi-neutral body area is sev-
eral orders of magnitude higher, than the number of holes
generated in the depletion region of the drain body junction.
This results from the fact, that drift current component at
the interface is much more higher, than the parasitic current
flowing in the bulk part of the Si-film.
3. Role of displacement currents at the
source-body and drain-body junctions
Displacement current components flowing through the ex-
trinsic gate-source and gate-drain capacitances (for both
gates) are connected in-parallel with the appropriate intrin-
sic capacitances. As has been mentioned earlier, they are
almost constant, so their effect is self-evident. They simply
increase the total capacitances. Moreover, as the currents
flowing through them are purely capacitative, they do not
influence the character of intrinsic admittances, i.e. they do
not modify their partitioning between capacitance and con-
ductance. Therefore for the simplicity it has been assumed
here, that gates fringing capacitances may be neglected.
Further brief analysis will be concerned with displacement
currents at the junctions.
Figures 2 and 3 show fragments of Cg f s(VG f S) and
Cg f d(VDS) characteristics of the PD SOI MOSFET, obtained
using the model [5]. They were calculated for the device
parameters, which are given in [6, Table 1]. Data pre-
sented in Fig. 2 correspond mainly to the accumulation
range and transition between weak and strong inversion,
which however is not modelled properly (in this model ver-
sion subthreshold range is not accounted for). Data shown
in Fig. 3 correspond to transition between non-saturation
and saturation ranges.
Fig. 2. The influence of the displacement current at the source-
body junction for the Cg f s capacitances in the accumulation range.
Fig. 3. The effect of the displacement current at the drain-body
junction for the Cg f d capacitances in the saturation range.
In the accumulation range neglecting of the S-B junction
displacement current causes, that Cg f s capacitance van-
ishes. It means, that in this way the only path (except of
neglected fringing capacitance) for HF signal propagation
from source to front gate becomes closed. Thus in accu-
mulation S-B junction admittance is connected in parallel
with other components of the front gate-source admittance.
Figure 2 illustrates also decrease of the junction admittance
for increasing front gate voltage. It is caused probably by
the narrowing of the quasi-neutral part of the Si-film, as
front-gate induced depletion region widens.
In the saturation range (Fig. 3) Cg f d capacitance calculated
using the model [5] is also determined by parasitic compo-
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nents related to fringing capacitances (neglected) and ad-
mittance of the drain-body junction. As expected in case
of neglecting of displacement current component flowing
through this junction Cg f d vanishes to zero farads. However
for sufficiently large drain-source voltage and gate-source
voltage equal 2 V decrease of Cg f d below zero may be ob-
served. For VG f S = 4 V saturation and „kink” ranges are
shifted towards higher values of VDS, so effect of impact
ionization on Cg f d capacitance is not visible. Brief discus-
sion of this effect based on results of numerical compu-
tations was presented in the previous section. Its analysis
based on computations made using the analytical model is
presented in the next section.
4. Role of phenomena in the „pinch-off”
region
In the saturation range Cg f d capacitance calculated using
the model [5] is determined by parasitic components re-
lated to fringing capacitances (neglected) and admittance
of the drain-body junction. This is analogous to the case
of conventional MOSFETs. However contrary to bulk de-
vices the D-B junction admittance has not purely capaci-
tative character. In the drain bias range beyond „kink” it
behaves rather like RLC circuit [7]. As a result, current
components flowing through areas of high electric field in-
duce such phase shift between AC components of the drain
voltage and body potential, that intrinsic component of Cg f d
capacitance becomes negative. Figure 4 illustrates this ef-
fect. However turning off the appropriate AC component
Fig. 4. The influence of the impact ionization in the „pinch-off”
region upon the Cg f d capacitances in the saturation range. These
data are consistent with Fig. 1.
of the drain current does not remove it completely. So
a conclusion may be done, that a generally valid balance
of all the AC currents in the PD SOI MOSFET makes, that
their capacitances differ significantly from the appropriate
capacitances of the bulk devices. Even a small difference
in phases or amplitudes of currents AC components may
induce unusual admittance behaviour.
Fig. 5. The influence of the impact ionization in the „pinch-off”
region upon the Csd capacitances in the saturation range.
Fig. 6. The influence of the impact ionization in the „pinch-off”
region upon the Cds capacitances in the saturation range. The
nonreciprocality of the Cds and Csd capacitances is obvious.
Figures 5 and 6 show also effect of impact ionization on
Cds and Csd capacitances of the PD SOI MOSFET. It is
very difficult to measure these variables, because during the
measurement a large current flows between source and drain
contacts. Such data are not available in the literature. Only
simulated characteristics may be compared and discussed.
The data presented in Figs. 5 and 6 show that in the satu-
ration range switching the impact ionization off completely
changes character of these capacitances. More detailed
analysis of this effect is very difficult and will be presented
in future together with comparison with characteristics ob-
tained numerically. The eventual improvement of the model
towards better modelling high-frequencies effects should be
also considered. These data in Figs. 5 and 6 also illustrate,
that both capacitances are non-reciprocal, which is typical
for multi-port active devices.
5. Conclusions
The small-signal model of the PD SOI MOSFETs shows
qualitatively the importance of the following phenomena
for the proper modelling of C-V characteristics:
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 displacement current at the source-body and drain-
body junctions,
 avalanche multiplication of carriers within the
„pinch-off” region.
Moreover it may be stated, that generation/recombination
phenomena are less critical for the small-signal analysis of
these devices.
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